



# Evaluating Performance of BLAST on Intel Xeon and Itanium2 Processors

Ramesh Radhakrishnan

Rizwan Ali

Garima Kochar

Onur Celebioglu

Jenwei Hsieh

Scalable Systems Group


Kalyana Chadalavada

Ramesh Rajagopalan

HPCC Enterprise Solutions

Dell Inc

- **Objectives**
- **Platform Comparison**
  - Xeon and Itanium2 Processors
  - Cache and Memory architecture
- **BLAST**
  - Application Characteristics
- **Experimental Setup**
- **Performance Analysis**
  - Memory System Performance
  - Application performance
  - Workload Characterization
- **Future Work**



- **Evaluate performance of BLAST on different Intel Processor Architectures**
  - **Nocona – 90nm Xeon**
  - **Prestonia – 130 nm Xeon**
  - **Madison – Itanium2**
  
- **Platform Comparison**
  - **Impact of Processor FSB and Memory differences**
  
- **BLAST**
  - **Application Performance**
  - **Application Characteristics**

## ▪ Dell PowerEdge Servers

### • PE1750 (IA32)

- Dual 3.2Ghz Processors, 533MHz FSB
- L2 Cache: 512KB, L3: 1MB
- DDR-266 MHz

### • PE1850 (EM64T)

- Dual 3.2Ghz Processors, 800MHz FSB
- Dual 3.6Ghz Processors, 800MHz FSB
- L2 Cache: 1024KB
- DDR2-400 MHz

### • PE3250 (IA64)

- Dual 1.5Ghz Itanium2 Processors, 400MHz FSB
- L2 Cache: 256KB, L3: 6MB
- DDR-200 MHz

- **Xeon DP (130nm) - Prestonia**
  - **1.8Ghz – 3.2Ghz, 400MHz – 533MHz (FSB)**
  - **20 stage pipeline**
- **Xeon DP (90nm) - Nocona**
  - **2.8Ghz – 3.6Ghz, 800 MHz (FSB)**
  - **31 stage pipeline**
  - **x86 64bit Extensions**
- **Itanium2 - Madison**
  - **1.0Ghz - 1.5Ghz, 400MHz FSB**
  - **64-bit EPIC architecture**

# Cache and Memory subsystem Comparison


- **Memory Subsystem Differences:**
  - **DDR vs. DDR2**
- **Cache Architectures**

	<b>PE1750 Xeon 130nm</b>	<b>PE1850 Xeon 90nm</b>	<b>PE3250 Itanium2</b>
<b>L1 (Inst Cache)</b>	<b>12K <math>\mu</math>ops Trace Cache</b>	<b>12K <math>\mu</math>ops Trace Cache</b>	<b>16KB</b>
<b>L1 (Data Cache)</b>	<b>8KB</b>	<b>16KB</b>	<b>16KB</b>
<b>L2 Cache</b>	<b>512KB</b>	<b>1024KB</b>	<b>256KB</b>
<b>L3 Cache</b>	<b>1MB</b>	<b>N/A</b>	<b>6MB</b>

- **Theoretical Peak Bandwidth:**

- PE3250 – 6.4 GB/s
- PE1850 – 6.4GB/s
- PE1750 – 4.2GB/s


- **Sustainable memory bandwidth:**




- Cache Access and Memory Read Latency (using Lmbench)

Cache/ Memory Levels	PE1750 3.2 GHz (130nm Xeon) DDR266	PE1850 3.2 GHz (90nm Xeon) DDR2-400	PE3250 1.5 GHz (Itanium2) DDR-200
<b>Time (nano seconds)</b>			
L1	0.63ns	1.25ns	1.34ns
L2	5.7ns	9.03ns	4.02ns
L3	8.5ns	-N/A-	13.7ns
Memory	128ns	116ns	201ns
<b>Cycles (processor clocks)</b>			
L1	2	4	2
L2	18	29	6
L3	27	-N/A-	21
Memory	410	371	302






- PE1850 - 29%-59% performance improvements
- PE3250 – 122% - 137% performance improvements



- Good Thread-Level Parallelism

Comparison of the different mode of operations against the protein database



- **EM64T mode provides benefits with additional registers and memory addressing capability over legacy 32-bit modes.**

# CPU Performance Metrics (Xeon)

	PE1750 (3.2GHz)	PE1850 (3.2GHz)	PE1850 (3.6GHz)
<b>% Unhalted CPU Cycles</b>	<b>98.97%</b>	<b>98.53%</b>	<b>98.84%</b>
<b>Path Length</b>	<b>133M</b>	<b>144M</b>	<b>145M</b>
<b>CPI</b>	<b>2.84</b>	<b>2.62</b>	<b>2.93</b>
<b>Instruction Speculation Efficiency Ratio</b>	<b>64%</b>	<b>60%</b>	<b>60%</b>

	PE1750 (3.2GHz)	PE1850 (3.2GHz)	PE1850 (3.6GHz)
<b>L1 Data Cache Miss Ratio</b>	<b>8%</b>	<b>7%</b>	<b>7%</b>
<b>L2 Cache Load &amp; Store Miss Ratio</b>	<b>24%</b>	<b>14%</b>	<b>15%</b>
<b>L2 Cache Hits Shared Ratio</b>	<b>48%</b>	<b>68%</b>	<b>65%</b>
<b>L2 Cache Hits Exclusive Ratio</b>	<b>11%</b>	<b>11%</b>	<b>11%</b>
<b>L2 Cache Hits Modified Ratio</b>	<b>16%</b>	<b>9%</b>	<b>9%</b>
<b>L3 Cache Load &amp; Store Miss Ratio</b>	<b>54%</b>	<b>N/A</b>	<b>N/A</b>

<b>FSB Data Bus Throughput Mbytes/sec</b>	<b>1,132</b>	<b>1,398</b>	<b>1,439</b>
---	--------------	--------------	--------------



# CPU Performance Metrics (Xeon vs. Itanium)

	<b>PE1750 (3.2GHz Xeon)</b>	<b>PE1850 (3.2GHz Xeon)</b>	<b>PE1850 (3.6GHz Xeon)</b>	<b>PE3250 (1.5GHz Itanium2)</b>
<b>CPI</b>	<b>2.84</b>	<b>2.62</b>	<b>2.93</b>	<b>0.68</b>
<b>L1 data Cache miss ratio</b>	<b>8%</b>	<b>7%</b>	<b>7%</b>	<b>15.8%</b>
<b>L2 Cache Miss Ratio</b>	<b>24%</b>	<b>14%</b>	<b>15%</b>	<b>22.3%</b>
<b>L3 Cache Miss Ratio</b>	<b>54%</b>	<b>100%</b>	<b>100%</b>	<b>7.1%</b>

- **Evaluated Performance of BLAST on different Platforms**
  - **BLAST runs well on IA64 architecture**
  - **Scaled well with faster DDR2 memory**
  - **No large benefits from increased cache size on Nocona**
  - **No additional benefits from 64-bit capabilities**
  - **Interesting workload**
- **Future Work**
  - **Run on a cluster to evaluate**
    - **Interconnect performance**
    - **Different flavors of MPI libraries**
    - **Impact of Hyper-Threading**